SiS315 GPU

AGP Interface

- AGP 4X 266 Mhz

- AGP 2.0 Compliant Configuration setting

High Performance & High Quality 3D Accelerator

- Built in a high performance 256-bit 3D engine

- up to 166 Mhz 3D engine clock speed

- Support AGP 4X 266 Mhz for texture fetch

- Built in a high quality 3D engine

- Support Z-test,Z-buffer

- Up to 2 multi bi-linear texture within single cycle

- Up to 2048x2048 texture size

- Vertex fogging and fog table and T&L based vertex fog range

High Performance 2D Accelerator

- Built-in Direct Draw Accelerator

- Built-in GDI 2000Accelerator

- Built-in an 1T pipelined 128 bit BITBLE graphics engine

- Maximum 128MB frame buffer with linear addressing

- Built-in AGP 266Mhz data read for all 2D engine function

MPEG 2/1 Video Decoder

- Built-in motion compensation logic

- VCD , DVD and HDTV ( all ATSC modes ) decoding

- Direct DVD to TV playback

Display Memory Interface

- Support SDR SDRAM/SGRAM, DDR SDRAM/SGRAM

- Support 16/24/32/48/64/96 and 128 MB memory configuration

- Up to 166 Mhz SDRAM with 2.9GB/s bandwidth

- Up to 166 Mhz DDR SGRAM with 5.8GB/s bandwidth

- Support asymmetric DDR DRAM size configuration

High Integration

- Built-in Programmable 24-bit true-color RAMDAC up to 375 Mhz pixel clock ( up to 2048x1536 resolution)

- Built-in VMI Interface

- Built-in VIP 1.1 , VIP 2.0 interface

- Built-in TV-Encoder Interface

- Built-in VESA Plug & Display for PanelLink Interface

Miscellaneous

- Inplemented by 0.15um 1.8V CMOS technology with 3.3V LVTTL , 2.5V SSTL-2 and 5.0V tolerance I/O buffer

- 529-pin 35mmx35mm BGA package

 


所提及之品牌与产品皆属其对应之所有权人

本站硬件博物馆图片硬件论坛会员藏品图片均有版权,必须保留Logo、注明出处或取得所有者授权。

关于我|网站地图|联系我